ICX205AK |
RFQ for ICX205AK Required Field |
 |
| Product | Manufacturers | Pack | D/C |
| ICX205AK | - | - | 0627+ |
The ICX205AK is a diagonal 8mm (Type 1/2) interline CCD solid-state image sensor with a square pixel array and 1.45M effective pixels. Progressive scan allows all pixels' signals to be output independently within approximately 1/7.5 second. Also, the adoption of high frame rate readout mode supports 30 frames per second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still image without a mechanical shutter. High resolution and high color reproductivity are achieved through the use of R, G, B primary color mosaic filters. Further, high sensitivity and low dark current are achieved through the adoption of HAD (Hole- Accumulation Diode) sensors.
This chip is suitable for applications such as electronic still cameras, PC input cameras, etc.
Features |
| • Progressive scan allows individual readout of the image signals from all pixels.• High horizontal and vertical resolution (both approx. 800TV-lines) still image without a mechanical shutter.• Supports high frame rate readout mode (effective 256 lines output, 30 frame/s)• Square pixel• Horizontal drive frequency: 14.318MHz• No voltage adjustments (reset gate and substrate bias are not adjusted.)• R, G, B primary color mosaic filters on chip• High resolution, high color reproductivity, high sensitivity, low dark current• Low smear, excellent antiblooming characteristics• Continuous variable-speed shutter |
|
Item |
Ratings | Unit | Remarks | |
| Against SUB | VDD, VOUT, RG SUB | 40 to +10 | V | |
| V2A, V2B SUB | 50 to +15 | V | ||
| V1, V3, VL SUB | 50 to +0.3 | V | ||
| H1, H2, GND SUB | 40 to +0.3 | V | ||
| CSUB SUB | 25 to | V | ||
| Against GND | VDD, VOUT,RG, CSUB GND | 0.3 to +18 | V | |
| V1, V2A, V2B, V3 GND | 10 to +18 | V | ||
| H1, H2 GND | 10 to +5 | V | ||
| Against VL | V2A, V2B VL | 0.3 to +28 | V | |
| V1, V3, H1, H2, GND VL | 0.3 to +15 | V | ||
| Between input clock pins |
Voltage difference between vertical clock input pins | to +15 | V | *1 |
| H1 H2 | 5 to +5 | V | ||
| H1, H2 V3 | 132to +13 | V | ||
| Storage temperature | ||||
